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Abstract — This paper presents a digital control technique to achieve valley switching in a bidirectional flyback 
converter used to drive a dielectric electro-active polymer based capacitive incremental actuator. The paper also 
provides the design of a low input voltage (24 V) and variable high output voltage (0-2.5 kV) bidirectional dc-dc flyback 
converter for driving a capacitive incremental actuator. The incremental actuator consists of three electrically isolated, 
mechanically connected capacitive actuators. It requires three high voltage (2-2.5 kV) bidirectional dc-dc converters, to 
accomplish the incremental motion by charging and discharging the capacitive actuators. The bidirectional flyback 
converter employs a digital controller to improve efficiency and charge/discharge speed using the valley switching 
technique during both charge and discharge processes, without the need to sense signals on the output high-voltage 
(HV) side. Experimental results verifying the bidirectional operation of a high voltage flyback converter are presented, 
using a 3 kV polypropylene film capacitor as the load. The energy loss distributions of the converter when 4 kV and 4.5 
kV HV MOSFETs are used on HV side are presented. The flyback prototype with a 4 kV MOSFET demonstrated 89% 
charge energy efficiency to charge the capacitive load from 0 V to 2.5 kV, and 84% discharge energy efficiency to 
discharge it from 2.5 kV to 0 V, respectively.  
Index Terms — switch-mode power converters, high voltage dc-dc converters, digital control, energy efficiency, 
actuator  
I. INTRODUCTION  
Dielectric electro-active polymer (DEAP) is an evolving smart material that has experienced substantial development and 
has gained growing attention over the last decade [1]-[3]. DEAPs, when used as linear actuators, have the potential to be an 
effective replacement for many conventional (e.g., piezo, pneumatic and hydraulic) linear actuators because of their unique 
properties, including light weight, low noise operation, high flexibility, large strain, and autonomous capability. The DEAP 
actuator, shown in Fig. 1(a), is ideally equivalent to a pure capacitive load [4]. The DEAP incremental actuator concept, 
proposed in [5], consists of two grippers at both ends (to enable gripping operation) and an extender (to move the grippers), as 
shown in Fig. 1(b). These grippers connect with the extender using mechanical structures. The grippers A1 and A3 and the 
extender A2 are similar to the DEAP actuator shown in Fig. 1(a). For moving the incremental actuator with a given speed and 
direction, the three DEAP actuators (which behave as electrically isolated capacitive loads) need to be driven with a specific 
sequence of signals. Details of the DEAP incremental actuator operation can be found in [5].  
To drive a DEAP incremental actuator, high voltage (HV) bidirectional DC-DC converters are required. The typical driving 
voltage range is 2-2.5 kV, which is needed to generate sufficient mechanical force and displacement from each gripper and 
extender [5]. Bidirectional operation is needed for the converters, to discharge the high-voltage across the actuators, also to 
transfer a part of the energy stored in the actuators to the source. High voltage drivers for a DEAP incremental actuator can be 
implemented using a piezo or magnetic transformer based DC-DC converters. Piezoelectric transformer (PT) based high 
voltage (HV) unidirectional and bidirectional DC-DC converters for driving a capacitive DEAP actuator are implemented in 
[6] and [7], respectively. The bidirectional PT based converters suffers from the disadvantages of high design and control 
complexity, and low energy efficiency [7]. The magnetic transformer based flyback converter is suitable for high voltage (2.5 
kV) and low power (< 150 W) DC-DC applications due to its simple structure and low component count [8]. High voltage 
unidirectional flyback converters for charging the capacitive loads have been implemented in [9], [10]. The flyback converter 
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Fig. 1. a)  DEAP actuator; b)  DEAP incremental actuator. 
 
proposed in [9] has split secondary HV windings, to reduce the transformer self-capacitance. The topology proposed in [9] 
cannot discharge the high-voltage across the capacitive actuator, and the high-voltage across the capacitive load in [10] was 
discharged through a resistor. The bidirectional flyback based DC-DC converter topologies are proposed in [11]-[13] to 
transfer the power in both directions. However, those topologies cannot be directly used for charging and discharging a 
capacitive load at high voltage (2.5 kV). A modified bidirectional flyback converter to drive a capacitive DEAP actuator is 
implemented in [14], which utilized the control IC LT3751 [15] to achieve the charge and discharge operations, with boundary 
conduction mode (BCM) and discontinuous conduction mode (DCM) control, respectively. In [14], the converter is not 
optimized in terms of power density or efficiency. The schematic of the HV bidirectional flyback converter is shown in Fig. 2. 
The output voltage and load current waveforms across the load for one charge and discharge cycle are provided in Fig. 3. In 
Fig. 3(a), Tch, Tdelay and Tdch are the charge time, delay between the charge and discharge processes, and discharge time, 
respectively. In Fig. 3(b), IppkC, IspkC, IppkD, IspkD are the primary and secondary peak currents during charge process, primary 
and secondary peak currents during during discharge process, respectively. 
The flyback transformer is the most critical component in the HV flyback converter. Selecting a best transformer winding 
architecture (TWA) and optimizing the HV transformer using it, would lead to an improved energy efficiency. Several TWAs 
for HV capacitor charge and discharge applications, have been investigated and implemented in [16], with turns ratios 10 and 
20, respectively. In [17] an efficiency optimization technique is proposed for a bidirectional flyback converter used to a drive a 
HV capacitor load. However, the discharge energy efficiency of the converter in [17] is lower compared to the charge energy 
efficiency, due to the capacitive switching losses during DCM operation. In the HV capacitor charging and discharging 
applications, even though the best transformer is designed, the capacitive switching losses due to the equivalent lumped 
 
Fig. 2. Schematic of the high voltage bidirectional flyback converter for driving a capacitive load. 
capacitance [18] and [19], at the drain node of primary MOSFET during charge process, and at the drain node of secondary 
HV MOSFET during discharge process dominates the total losses in the converter, especially, when proper control scheme is 
not implemented.  
Control algorithms for optimal-flyback charging of a capacitive load have been proposed in [20], which focuses mainly on 
minimizing the conduction losses in the converter. The soft switching in the flyback converter can be accomplished by 
operating the converter in the critical conduction mode, i.e., at the CCM/DCM boundary. The operation at the CCM/DCM 
boundary requires a variable-frequency control. Valley switching or quasi-resonant (QR) control has been used, to improve the 
efficiency of the switch-mode power supplies by reducing the capacitive turn-on/switching losses, also to reduce 
electromagnetic interference (EMI) problems. Efficiency and performance improvement control techniques, for flyback 
converters driving resistive loads have been widely investigated. An efficiency optimization technique has been proposed for a 
flyback converter in [18], which employs the valley switching control. Under lightload or high-input voltage condition, the 
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Fig. 3. Ideal switching waveforms of a HV bidirectional flyback converter operating in boundary conduction mode 
(BCM) during both charge and discharge modes, a) output voltage variation in the complete charge and discharge 
processes, b) Primary and secondary currents, and output voltage during charge and discharge processes.  
switching frequency of QR Flyback may be too high, which will cause high EMI noise and challenge the EMI filter design. 
The maximum switching frequency was limited by setting a minimum off-time for the switching period or for the switch turn 
off-time [21], [22].  
Digital control techniques for flyback converters have been widely investigated. A digital primary-side sensing control 
technique is proposed in [23], for the output voltage/current regulation by employing an auxiliary winding. An adaptive 
blanking time control scheme to overcome the frequency hopping issue in a conventional QR control flyback converter with 
maximum frequency clamp is presented in [24]. Compared with conventional closed-loop control scheme with secondary-side 
feedback, the primary-side regulation (PSR) [25]–[27] can control both output voltage and output current without opto-
coupler, which decreases design difficulty and production cost and minimizes PCB layout size. A digitally controlled soft 
valley change (SVC) technique is proposed in [28], to minimize the audible noise caused by a sudden change in switching 
frequency during valley change. It changes the turn-on instant among valleys gradationally during several switching cycles 
under any transient situation. To achieve a high efficiency flyback converter with minimized external components, a dynamic 
frequency selector (DFS) technique is proposed in [29], which dynamically chooses one suitable valley voltage in the 
resonance to extend the switching period. In addition, valley switching with valley skip (VS) control is developed to reduce the 
turn-on switching loss under the light load condition. An improved synchronous rectifier (SR) driving strategy focusing on the 
quasi-resonant primary-side regulation (QR-PSR) flyback converter, to prevent reverse energy flowing in light-load/standby 
mode is proposed in [30]. A primary side peak current measurement strategy (PCMS) for the high precision constant output 
current converter is proposed in [31]. However, for HV capacitor charge and discharge applications, due to the very high 
voltage (~2.5 kV) on the output HV side, the control schemes described above cannot be directly used to achieve the ZVS 
operation in both charge and discharge operations, without sensing HV signals.  
Consequently, the approach followed in this paper is to reduce the capacitive switching losses by implementing the valley 
switching control without sensing HV side signals, for charging as well as discharging the capacitive load. The proposed valley 
switching technique [32] requires only sensing of the low voltage side voltages (input supply voltage and drain voltage of low-
voltage MOSFET) without the need to sense any HV side signals. The discharge energy efficiency in [17] is not as high as 
charge energy efficiency due to the DCM control with fixed switching frequency during the discharge operation, which also 
increases the discharge time. The increased discharge time decreases the speed of incremental actuator. 
The main objective of this paper is to implement the valley switching technique using a digital controller, during both 
charge and discharge operations, in order to improve efficiency and charge/discharge speed, as well as to reduce 
electromagnetic interference (EMI). Furthermore, another objective is to eliminate the need to sense any signal (voltage or 
current) on the HV side. This paper is organized as follows: following the introduction, Section II describes the converter 
design considerations. Section III presents the theoretical analysis of the HV flyback converter in DCM, for achieving the 
valley switching during both charge and discharge modes. Section IV discusses the proposed valley switching control 
technique. Section V provides the experimental and energy loss distribution results, followed by the conclusions in Section VI.  
II.  BIDIRECTIONAL DC-DC FLYBACK CONVERTER DESIGN CONSIDERATIONS 
The converter design considerations [33] are discussed in this section. Specifications of the converter and power stage 
components used are provided in Tables I and II, respectively. For the primary low-voltage side a 250V MOSFET was 
selected. For the secondary HV side, the only available MOSFETs in the market are 4 kV and 4.5 kV from IXYS. A 5 kV HV 
diode from VMI has been selected as both freewheeling and blocking diodes. 
A. Choice of turns ratio of the flyback transformer  
For the capacitor charging application, the turns ratio n is selected based depending on the required maximum charging 
voltage of the capacitive load Vo,max. The typical voltage stress waveforms across primary MOSFET Mp, secondary HV 
MOSFET Ms, and HV diode D2 are shown in Figs. 3(a), 3(b) and 3(c), 4(a), 4(b) and 4(c), respectively.  
1) Charge process: The maximum and minimum turns ratios, from secondary to primary of the flyback transformer during 
charge process can be calculated to meet the devices breakdown voltage constraints.  
The voltage stress across the primary MOSFET Mp when turned off, should be less than its breakdown voltage VBVM1 (Fig. 
3(a) 4(a)), so  
TABLE I 
SPECIFICATIONS OF BIDIRECTIONAL FLYBACK CONVERTER 
Parameter Value 
Input voltage Vin 24 V 
Output voltage Vout 0-2.5 kV (Vo,max=2.5 kV) 
Capacitance of the load Cload 400 nF 
On time of primary MOSFET during charge process tonC 9 µs 
Target charging time Tch 50 ms 
TABLE II 
POWER STAGE COMPONENTS USED IN THE CONVERTER 
Component Value 
Primary low-voltage MOSFET Mp 250V, 25A [IPD600N25N3 G] 
Secondary HV MOSFET Ms 
4.5 kV, 200 mA, 750 Ω  [IXTA02N450HV] / 
4 kV, 300 mA, 290 Ω [IXTV03N400S] 
Secondary HV diode Db / D2 5 kV, 150 mA [SXF6525] 
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where Vin and VonD2 are the input voltage and voltage drop of HV diode D2, respectively, leakPV  is the increase in the drain 
voltage of primary MOSFET due to the leakage inductance LlkP, and 1M  is the margin factor (< 1) for primary MOSFET 
breakdown voltage VBVM1. 
From (1), the transformer turns ratio  
 minn n                                                                                             (2) 
where nmin is the minimum turns ratio needed, to charge the capacitive load to Vo,max and is given by 
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Fig. 3. Fig. 4. Voltage stress when target output voltage (Vo,max) is reached across, a) Mp during charge process (BCM), b) D2 during 
charge process (BCM), c) Ms during discharge process (BCM); BCM: Boundary Conduction Mode.  
For the given input specifications provided in Table I, by choosing VleakP=70 V (this design value can be changed 
depending on the possible estimated value of the leakage inductance referred to primary LlkP), and choosing a margin factor of 
βM1=0.9 for a 250 V primary MOSFET (see Table II), with a high voltage HV diode drop of VonD2=7 V, the minimum turns 
ratio becomes nmin=20.  
 The voltage stress across the high voltage HV diode D2 when Mp is turned on should be less than its breakdown voltage 
VBVD2 (Fig. 3(b) 4(b)), so 
                   2 2o,max in D BVDV nV V                                                                             (4) 
where 2D  is the margin factor for HV diode breakdown voltage VBVD2. 
From (4), the transformer turns ratio  
maxCn n                                                                                            (5) 
where nmaxC is the maximum turns ratio needed for the charge process, and is given by 
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By choosing a margin factor of βD2=0.8 for a 5 kV HV diode D2, the maximum turns ratio becomes nmaxC=62.  
2) Discharge process: The maximum allowable turns ratio of the flyback transformer during discharge process can be 
calculated from the breakdown voltage of the secondary MOSFET Ms. The voltage stress across Ms when turned off should be 
less than its breakdown voltage VBVM2 (Fig. 3(c) 4(c)), so 
2 2o,max in leakS M BVMV nV V V                                                                       (7) 
where leakSV  is the increase in the drain voltage of HV MOSFET due to the leakage inductance LlkS and 2M  is the margin 
factor for secondary MOSFET breakdown voltage VBVM2. 
From (7), the transformer turns ratio  
 max Dn n                                                                                             (8) 
where nmaxD is the maximum turns ratio needed for the discharge process, and is given by              
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By choosing VleakS=650 V, and for a margin factor of βM2=0.95, the maximum turns ratios become 47 and 27 for 4.5 kV and 
4 kV MOSFETs, respectively.  
From (2), (5) and (8) the transformer turns ratio n must satisfy: 
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From the power stage components shown in Table II, VBVM2<VBVD2, hence the turns ratio n should satisfy 20<n<47, for a 4.5 
kV HV MOSFET, and 20<n<27, for a 4 kV HV MOSFET, respectively. The turns ratio n for the practical implementation is 
selected as 25. Nevertheless, the designer for this application, can choose a different turns ratio by satisfying (10). 
B. Selection of peak currents during charge and discharge processes 
1) Charge process: The expression for primary peak current IppkC to charge the HV capacitive load from 0 V to Vo,max in 
time Tch is [8], [10] [15], [20] 
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where Cload is the capacitance of the load or actuator, η is the power efficiency of the converter, and Tch and Tdelay are the 
charge time to reach the target output voltage and total propagation delay time in the whole charge process, respectively. 
For the given input specifications, for a turns ratio of n=25, by choosing a power efficiency η=0.8, and for a chosen delay 
time of Tdelay=5 ms, the approximate value of primary peak current is IppkC=4.28 A.  
The expression for maximum secondary peak current IspkC,max to charge the HV capacitive load through HV diode D2, when the 
converter is operating in BCM is  
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where ID2, DonC,min and DoffC,max are the rated average current of HV diode D2, minimum on-time duty cycle of Mp and 
maximum off-time duty cycle of Mp, respectively.  
Equation (12) is derived based on the average current expression across HV diode D2 during the charge process. The maximum 
secondary peak charging current, when a 5 kV HV diode, with a rated current of ID2=150 mA is used, and for a maximum off-
duty cycle during charge process of DoffC,max=0.9 is IspkC,max=333 mA. This corresponds to a maximum primary peak charging 
current of 8.3 A, for n=25.  
2) Discharge process: During the discharge process, since the output voltage decreases in each switching cycle, to 
discharge the load with constant peak current IspkD, the on-time of HV MOSFET tonD should increase in each switching cycle. 
The expression for maximum secondary peak current IspkD,max, to discharge the HV capacitive load, through the series 
combination of high voltage HV blocking diode Db and high voltage HV MOSFET Ms (see Fig. 2) is  
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where DonD,max is the maximum on-time duty cycle of Ms, and IsD is the average current in the secondary HV side during 
discharge process, and is given by: 
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where IDb and IMs are the rated average current of HV diode Db and MOSFET Ms, respectively. Since average current of Db is 
less than that of Ms, i.e., IDb<IMs (see Table II), the average current in the secondary side IsD=IDb. The maximum secondary peak 
discharging current, for a maximum discharge on-time duty cycle DonD,max=0.8 is IspkD,max=375 mA. This corresponds to a 
maximum primary peak discharging current of 9.37 A, for n=25. From (12)-(14), the secondary peak discharge current should 
be less than 333 mA. The peak secondary current during discharge process is selected as IspkD=170 mA, the value is equal to 
ppkCI
n
. 
C. Design of primary and secondary turns  
The design methodologies for transformers and coupled inductors used in conventional switch-mode power supplies are 
well documented [9], [25]-[27] [8], [34]-[36]. In the HV bidirectional flyback converter, the primary and secondary turns are 
selected to avoid the saturation of the core during both charge and discharge modes. The converter operates with valley 
switching/BCM control during both charge and discharge processes [23] [32]. 
 
1) Charge process: The number of primary turns Np needed during charge process is  
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p
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(15) 
where tonC is the on-time during the charge mode, BmaxC and Ac are the maximum flux density during charge process and the 
area of cross-section of the magnetic core, respectively. 
The number of secondary turns needed during charge operation is   
sC pN N n                                                                                          (16) 
By choosing a PQ 20/20 core with Ac=62 mm2, for a maximum flux density of BmaxC=0.3 T, and for the specifications shown in 
Table I, the primary and the secondary turns become Np=12 and NsC=300. 
2) Discharge process: The number of secondary turns needed during discharge process is  
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where tonD and toffD are the on-time and off-time of Ms during the discharge mode, respectively, and BmaxD is the maximum flux 
density of the core during discharge process, respectively. 
The same secondary turns ( s sC sDN N N  ) should meet both (16) and (17). The input capacitance of Cin=30 mF is chosen, 
such that the input voltage increment during the discharge process ΔVinD <2 V. 
D. Design of primary magnetizing inductance  
1) Charge process: When the converter operates in BCM during charge process, selecting fixed on-time tonC ensures 
constant peak current. In this case, the duty cycle and the switching frequency are maximum at the final switching cycle 
(where the output voltage is close to the maximum target output voltage (Vo,max)), and minimum in the first switching cycle 
(where the output voltage is minimum or 0 V). The expression for the primary magnetizing inductance LmpC needed during 
charge process is  
in onC
mpC
ppkC
V t
L
I  

                                                                                   
(18) 
For Vin=24 V, tonC=9 μs, and IppkC=4.28 A, the primary magnetizing inductance becomes LmpC=50.5 μH.  
2) Discharge process: When the converter operates in BCM during discharge process, selecting variable on-time tonD (as 
the output voltage decreases) ensures constant peak current. In this case, the duty cycle and the switching frequency are 
maximum at the first switching cycle (where the output voltage is close to the maximum target output voltage (Vo,max)), and 
minimum in the final switching cycle (where the output voltage is close to minimum discharge voltage or 0 V). When the 
capacitive load transfers the energy back to the source, the input voltage slightly increases by ΔVinD. The magnitude of ΔVinD 
depends on the value of the input capacitance Cin used. The expression for the primary magnetizing inductance LmpD during 
discharge process is  
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The same primary magnetizing inductance ( mp mpC mpDL L L  ) should meet both (18) and (19). 
 
From (15)-(19), it can be concluded that, if the number of secondary turns s sC sDN N N   and the magnetizing 
inductance mp mpC mpDL L L   then, the peak discharge flux density BmaxD interms of peak charge flux density BmaxC is given 
by 
ppkD spkD
max D maxC maxC
ppkC ppkC
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                                                                   (20) 
The secondary discharge peak current IspkD in any switching cycle limits the peak flux density BmaxD during the discharge 
process. Hence, from (20) suppose if a secondary discharge peak current of IspkD=200 mA is chosen, then the flux density 
during discharge process becomes (for n=25, IppkC=4.28 A, BmaxC=0.3 T) BmaxD=0.35 T. Hence, the secondary discharge peak 
current IspkD value needs be selected to avoid the core saturation during the discharging process. 
E. HV flyback transformer winding design  
The flyback transformer is designed using an automatic winding layout (AWL) technique proposed in [17], to minimize 
mainly the total energy loss due to the transformer paracitics. The parameters of the designed HV transformer measured using 
the impedance analyzer are provided in Table III. The proper insulation between the low-voltage (primary) and high-voltage 
(secondary) windings is achieved by using a triple insulated (TEX-E) [37] solid wire for primary winding. Due to large number 
of secondary turns, single insulated wire is used for secondary winding. The 300 secondary turns are wounded with 4 
secondary layers and the 12 primary turns are wounded in a single primary layer. The self-capacitance of the HV winding has 
been significantly reduced by providing an insulation layer (using Kapton tape) between the secondary layers. Figure 5 shows 
the practical implementation of the flyback transformer. The secondary turns are wounded on the bobbin first, followed by the 
primary. The Z-type winding scheme [36] is implemented for the secondary layers, which further reduces the self-capacitance. 
The calculated core and winding losses of the transformer as a function of the output voltage are shown in Fig. 6, and the 
temperature rise of flyback transformer with PQ 20/20 core, which has a thermal resistance of 18 ºC/W is shown in Fig. 7. The 
temperature rise distribution as a function of output voltage justifies the chosen PQ 20/20 core. 
TABLE III 
PRACTICAL FLYBACK TRANSFORMER PARAMETERS 
Parameter Value 
Core used / material used PQ 20/20 / P type 
Primary Np / secondary turns Ns 12 / 300 
Primary Lmp / secondary magnetizing inductance Lms 47.5 μH / 30 mH 
Leakage inductance referred to primary Llkp / secondary Llks 990 nH / 620 μH 
Self-capacitance of secondary winding Cs 6 pF 
Diameter of primary / secondary winding 0.5 mm (TEX-E) / 0.11 mm 
DC resistance of primary Rp / secondary Rs 62 mΩ / 14 Ω 
Number of layers of transformer primary / secondary 1 / 4 
Thickness of insulation between secondary layers dinsulation 0.9 mm 
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Fig. 5. Practical HV transformer implementation. 
 
Fig. 6. Estimated core and winding losses during charge and discharge modes. 
 
 
 
Fig. 7. Temperature rise in the transformer with PQ 20/20 core during charge and discharge modes. 
 
III. QUASI RESONANT (QR) / VALLEY SWITCHING CONTROL  
The schematic of the HV bidirectional flyback converter for charging and discharging a capacitive actuator/load is shown 
in Fig. 2. This section provides the theoretical analysis for detectecting the valley points in the drain voltage of low-voltage and 
high-voltage MOSFETs, in a bidirectional flyback converter. The assumption made in the analysis is that the load capacitance 
Cload is much greater than the self-capacitance Cs of the transformer (Cload>>Cs). 
A. Analysis Valley switching during charge process 
1) Analysis 
Figure 4 Figure 8 shows the drain-to-source voltage of the primary MOSFET Mp during charge process, when the converter 
operates in DCM. The drain to source voltage VMp when the output voltage during charge process VoutC is less than nVin, i.e., 
VoutC<nVin in DCM is given by [22] [19] 
     22 1cos
p
mp lkp
R
t
L LoutC onD
Mp in r
V VV t V e w t
n
                                                      (21) 
where VoutC is the output voltage during the charge process at a given switching cycle, VonD2 is the on-state voltage drop of 5 
kV diode D2, Rp and Llkp are the primary DC resistance and leakage inductance referred to primary, respectively. VleakP is the 
voltage increment in drain-to-source voltage of Mp due to leakage inductance referred to primary Llkp and is given by 
lkp
leakP ppk
lumpP
LV I
C
 . 
The ringing frequency fr1 (or the oscillation period Tosc1) in DCM is given by 
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Fig. 4. Fig. 8. Voltage across low voltage MOSFET Mp in DCM, during charge process when VoutC<nVin. 
where Rp and Llkp are the primary DC resistance and leakage inductance referred to primary, respectively. In Fig. 8, tonC, toffC, 
tdcmC, tvC, and tdC are the on-time, off-time of Mp, total DCM time duration, time to reach the valley point in the drain voltage 
from the instant when Mp is switched-off, and delay time needed to reach the valley point, from the instant when VMp=Vin, 
respectively.  
From Fig. 5 Fig. 9, the lumped capacitance ClumpP in terms of different capacitances in the converter is given by 
2
2
Db osss
lumpP ossp s D
Db osss
C CC C n C C
C C
                                                                     (23) 
where Cossp, Cosss, CD2, and CDb, are the output capacitances of MOSFETs Mp and Ms, junction capacitance of HV diodes D2 
and Db, respectively.  
The output capacitance of the primary MOSFET as a function of its drain-to-source voltage VMp is given by  
  00 Mpossp Mp Mp
Mp
VC V C
V
                                                                             (24) 
where CMp0 is the MOSFET output capacitance when VMp=VMp0. For 250 V MOSFET, CMp0=101 pF at VMp0=100 V. 
Similarly, the output capacitance of the secondary HV MOSFET as a function of its drain-to-source voltage VMs is given by  
  00 Msosss Ms Ms
Ms
VC V C
V
                                                                             (25) 
where CMs0 is the MOSFET output capacitance for VMs=VMs0. For both 4 kV and 4.5 kV MOSFETs, CMs0=19 pF at VMs0=25 V. 
If the controller employs valley switching in DCM, the switching-node voltage VMp at kth valley point is given by 
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The maximum number of valley points in the drain-voltage, in terms of DCM period tdcmC is given by [13] [18] 
1
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Fig. 5. Fig. 9. Equivalent circuit on the secondary HV side to calculate the lumped capacitance referred to primary or secondary. 
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The switching frequency at kth valley point when the controller employs valley switching in DCM during charge process, is 
given by 
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At the end of each switching period, the energy stored in the non-linear lumped capacitance ClumpP is dissipated when the 
MOSFET Mp is turned on [17], [22] [18], [19]. This paper considers achieving valley switching for Mp and Ms at first valley 
point. However, it is possible to optimize the switching loss in the converter by switching at other valley points. The switching 
loss PswC due the lumped capacitance at the drain node, when the converter employs the valley switching at the first valley 
point (k=1) is 
2
1 11
1
2swC lumpP Mp swCk kk
P C V f 
                                                                       (29) 
Table III Table IV provides the comparison of different operating modes such as, continuous conduction mode (CCM), 
DCM without valley switching, and DCM with valley switching, during charge process, in terms of switching frequency and 
drain-to-source voltage. When VoutC>nVin zero voltage switching (ZVS) of Mp occurs, and there is no energy loss due to the 
lumped capacitance, hence (27) (29) is equal to 0 W. 
TABLE III TABLE IV 
COMPARISON OF DIFFERENT OPERATING MODES IN A FLYBACK CONVERTER DURING CHARGE PROCESS 
Operating Mode Switching frequency during charge process fswC 
Drain-to-source voltage of Mp (VMp) at the beginning 
of next switching cycle during charge process 
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2) An example to calculate the capacitive switching loss at a given charging voltage 
Table V provides the calculated switching losses in different operating modes. The following specifications are used to 
calculate the switching losses during the charge mode: Vin=24 V, ClumpP=9 nF, VonD2=7 V, n=25, Lmp=50 µH, IppkC=4.28 A, 
Rp=60 mΩ, fr1=240 kHz. In CCM operation, as the output voltage increases, the switching loss increases. Since the on-time is 
fixed, the switching frequency also increases (from 33 kHz to 90 kHz) with output voltage. When the converter operates in 
DCM without valley switching, the switching loss increases, as the converter charges the load to high-voltage. However, the 
loss magnitude in DCM is less compared to that during CCM operation. Two cases are shown for DCM, one with tdcmC=10 µs 
and the other with tdcmC=50 µs. In the first case, the switching frequency increases from 24 kHz to 47 kHz, and in the second 
case, the switching frequency increases only from 12 kHz to 16 kHz. Therefore, the swithing loss for the second case is less. 
Nevertheless, if the switching frequency is too low, the converter charging time increases, and the difference between the 
target and the actual charging time will be very high. When the converter operates in DCM with valley switching, the 
switching frequency increases, as the output voltage increases. The switching frequency decreases as the value of k increases 
(from eq. (28)). However, if the converter switches at kth valley point, the charging time to charge the load to 2.5 kV increases. 
This will reduce the speed of the incremental motor. Hence, it is recommended to switch at first valley point for achieving 
maximum incremental motor speed. With valley switching control the switching loss PswC when outC inV nV  is 0 W.  
B. Analysis Valley switching during discharge process 
1) Analysis                                                                                                                                                                            
Figure 6 Figure 10 shows the voltage across HV diode D2, drain-to-source voltages of the primary and HV MOSFETs during 
TABLE V 
SWITCHING LOSS IN DIFFERENT OPERATING MODES DURING CHARGE PROCESS: AN EXAMPLE 
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voltage 
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 (V) 
In CCM In DCM (without valley switching) 
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(with valley switching at kth valley 
point) 
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loss (W) 
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frequency 
(kHz) 
[When  
Vout  = VoutC] 
tdcmC=10 µs tdcmC=50 µs 
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discharge process, when the converter operates in DCM. All equations given below are derived with an assumption of 
VoutD>nVin. The drain-to-source voltage across the primary MOSFET Mp in DCM is given by 
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where Rs and Llks are the secondary DC resistance and leakage inductance referred to secondary, respectively.  
The voltage across freewheeling HV diode D2 in DCM is 
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where VoutD is the output voltage during the discharge process at a given switching cycle. 
The voltage across blocking HV diode Db in DCM is  
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VleakS is the voltage increment in drain-to-source voltage of Ms due to leakage inductance referred to secondary Llks and is given 
by lksleakS spkD
lumpS
LV I
C
  and osss
osss Db
C
C C
    . 
In Fig. 10, tonD, toffD , tdcmD , tvD , and tdD are the on-time, off-time of Ms, total DCM time duration, time to reach the valley point 
in the drain voltage from the instant when Ms is switched-off, and delay time needed to reach the valley point, from the instant 
when VD2=VoutD-VonDb, respectively.  
The voltage across HV MOSFET Ms in DCM is  
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where VonDb is the forward voltage drop of HV diode Db. 
The ringing frequency fr2 (or the oscillation period Tosc2) in DCM is given by 
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The lumped capacitance ClumpS in terms of different capacitances in the converter is given by 
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If the controller employs valley switching in DCM during discharge process, the switching-node voltage VMs at kth valley point 
is given by 
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The switching frequency at kth valley point when the controller employs valley switching in DCM during discharge process, is 
given by 
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Table IV Table VI provides the comparison of different operating modes during discharge process, in terms of switching 
frequency and drain-to-source voltage. At the end of each switching period, the stored energies in the non-linear output 
capacitance Cosss of the MOSFET Ms, the self-capacitance Cs of the transformer, and junction capacitance CD2 of the HV diode 
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Fig. 6. Fig. 10. Voltages across D2, Ms and Mp in DCM, during discharge process when VoutD>nVin. 
D2 are dissipated when the switch Ms is turned-on. Valley switching at the first valley point is employed during the discharge 
process, to improve the efficiency and to increase the driving frequency of the incremental motor, by reducing the discharging 
time. 
The switching loss at the drain node of HV MOSFET Ms, when the converter employs the valley switching at the first 
valley point (k=1) is given by 
  221 1 112swD s D osss Ms swDk k kP C C C V f                                                                      (38) 
2) An example to calculate the capacitive switching loss at a given discharging voltage 
Table VII provides the calculated switching losses in different operating modes. The following values are used to calculate 
the switching losses in different modes: Vin=24 V, ΔVinD=2 V, ClumpS=14 pF, VonDb=7 V, n=25, Lms=31 mH, IppkD=170 mA, 
Rs=14 Ω, LlkS=620 µH, fr2=240 kHz, Cs=6 pF, CD2= 0.7 pF. In CCM operation, as the output voltage decreases, the switching 
loss decreases. The switching frequency also decreases (from 97 kHz to 34 kHz) as the converter discharges. When the 
converter operates in DCM without valley switching, the switching loss decreases, as the converter discharges the load. 
However, the loss magnitude in DCM is less compared to that during CCM operation. Two cases are shown for DCM, one 
with tdcmC=10 µs and the other with tdcmC=50 µs. In the first case, the switching frequency decreases from 49 kHz to 25 kHz, 
and in the second case, the switching frequency decreases only from 16 kHz to 12 kHz. Therefore, the swithing loss for the 
second case is less. Nevertheless, if the switching frequency is too low, the converter discharging time increases. When the 
TABLE IV TABLE VI 
COMPARISON OF DIFFERENT OPERATING MODES IN A FLYBACK CONVERTER DURING DISCHARGE PROCESS 
Operating Mode Switching frequency during charge process fswD 
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converter operates in DCM with valley switching, the swithing frequency decreases, as the output voltage decreases. The 
switching loss in DCM (without valley switching) is slightly less compared to that in DCM valley switching. However, the 
total discharging time will be lower in the later case than the former one. 
The switching frequency decreases as the value of k increases (from eq. (37)). However, if the converter switches at kth 
valley point, the discharging time to discharge the load from 2.5 kV to 0 V increases, as the value of k increases. This will 
reduce the speed of the incremental motor. With valley switching control, the switching loss PswD during discharge process 
when outD inV nV  should be 0 W (see last row in Table VI). This happens only when there is no blocking diode Db on HV side. 
The presence of a HV blocking diode Db in series with HV MOSFET Ms on the secondary HV side, increases the capacitive 
switching loss. This is one of the reasons for lower discharge energy efficiency during the discharge operation, which will be 
explained in Section V. 
IV. PROPOSED VALLEY SWITCHING CONTROL 
A. Charge process 
The bidirectional flyback converter with the control circuit to achieve the valley switching during charge and discharge 
processes is shown in Fig. 7 Fig. 11. The input voltage and the drain voltage of primary MOSFET Mp, each scaled by a resistor 
divider network (R1=90 kΩ and R2=3 kΩ), are compared using a high speed comparator TLV3501A. The comparator output 
becomes low (Vcomp=0), when the drain voltage of Mp is lower than the input voltage Vin. The output signal of the comparator 
Vcomp is sent to the 16-bit microcontroller (PIC18F45K22) which detects the comparator output change, and produces a fixed 
on-time pulse to enable the gate driver 1 which drives the MOSFET Mp.  
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To introduce the control approach, Figs. 8-10 Figs. 12-14 provide experimental results in the flyback converter during 
charge process, in the case when the converter is driven at a fixed frequency without valley switching. From Fig. 8 Fig. 12, it 
can be observed that there is a delay time tdC (~1.04 μs) between the time when the comparator output goes low and the first 
valley point (at which the next switching cycle should start to achieve valley switching), in the drain voltage VMp of Mp. The 
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Fig. 7 Fig. 11. Schematic of the bidirectional flyback converter with the control circuit to achieve valley switching. 
 
Fig. 9 Fig. 13. A zoomed view of Fig. 12 immediately after Mp is turned-off. 
 
Fig. 8. Fig. 12. Experimental results when Mp is driven with fixed frequency (Vout<600 V) during charge process; 
CH2: Vin; CH3: Vcomp; CH4: VMp. 
microcontroller provides the delay time tdC such that the next turn-on cycle of Mp starts at the first valley point. The delay time 
tdC can be calculated from the ringing frequency of VMp in DCM. The delay time tdC is half of the time to reach first valley point 
tvC (k=1) when VoutC<nVin (see Fig. 4 Fig. 8). The expression for tdC in terms of DCM ringing frequency fr1 is given by 
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As mentioned before, Mp is turned-on whenever the comparator output becomes low (Vcomp=0), but the operation can be 
corrupted by the high frequency ringing due to the leakage inductance Llkp, which can also make the comparator output low 
(see Fig. 9 Fig. 13). So, another delay time tdleak (~1.5-2 μs) is provided by the microcontroller to disable the switching of Mp 
during this interval. When the output voltage VoutC>nVin the drain voltage VMp reaches 0 V (within 500 ns) before the delay time 
tdC, which ensures zero voltage turn-on, as shown in Fig. 10 Fig. 14. Hence, there is no capacitive switching loss during charge 
process when the output voltage VoutC>nVin (see Table III Table IV). 
B. Discharge process 
To achieve valley switching of HV MOSFET Ms during discharge process, only the information of the comparator output 
Vcomp is used, without sensing any HV signal. The comparator output becomes high (Vcomp=5 V), when the drain voltage of Ms 
is higher than the input voltage Vin. Similar to the charge process, the output signal of the comparator is sent to the 
microcontroller which produces fixed on-time pulses in steps, to enable the gate driver 2, which drives the MOSFET Ms. To 
discharge the capacitor load with constant secondary discharge peak current IspkD, the on-time tonD of Ms should be increased, as 
the output voltage decreases. Figures 11-14 Figures 15-18 provide experimental results in the flyback converter during 
discharge process, in the case when the converter is driven at a fixed frequency without valley switching. From Fig. 11 Fig. 15, 
it can be observed that there is a delay time tdD (~1.04 μs) between the time when the comparator output goes high and the first 
 
Fig. 10 Fig. 14. Experimental results when Mp  is driven with fixed frequency (Vout>600 V) during charge 
process; CH2: Vin; CH3: Vcomp; CH4: VMp. 
valley point (at which the next switching cycle should start to achieve valley switching), in the drain voltage VMs of Ms. The 
microcontroller provides the delay time tdD such that the next turn-on cycle of Ms starts at the first valley point, and it can be 
calculated from the ringing frequency of VMs in DCM. The delay time tdD is half of the time to reach first valley point tvD (k=1) 
when VoutD>nVin (see Fig. 6 Fig. 10). The expression for tdD in terms of DCM ringing frequency fr2 is given by 
 
Fig. 12 Fig. 16. Experimental results when Ms is driven with fixed frequency (Vout>600 V) during discharge process; 
CH1: VD2; CH2: Vin; CH3: Vcomp; CH4: VMp. 
 
Fig. 13 Fig. 17. Experimental results when Ms is driven with fixed frequency (Vout<600 V) during discharge process; 
CH1: VMs; CH2: Vin; CH3: Vcomp; CH4: VMp. 
 
Fig. 11 Fig. 15. Experimental results when Ms is driven with fixed frequency (Vout>600 V) during discharge 
process; CH1: VMs; CH2: Vin; CH3: Vcomp; CH4: VMp. 
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When the HV probe is placed across HV diode D2, the equivalent lumped capacitance ClumpS is increased by ~9-10 pF due 
to the capacitance CHVprobe of the HV probe (Lecroy PPE 4 kV). Due to this, ringing frequency fr2 shown in Figs. 11 and 12 
Figs. 15 and 16 are different. When the HV probe is placed across Ms, the capacitance ClumpS remains unchanged, due to the 
series combination of Db and Ms. When VoutD<nVin the drain voltage VMs reaches a voltage of TD leakD inV V nV         (see 
Table VI), whereas the voltage across D2 becomes 0 V before the delay time tdD, as shown Figs. 13 and 14 Figs. 17 and 18, 
respectively. 
C. Sensitivity 
1) In calculation of tdC 
For Lmp=47.5 µH, Llkp=920 nH, and ClumpP=9 nF, the calculated time tdC using (39) is 1.04 µs. For a 5% variation in each 
parameter Lmp, Llkp and ClumpP, then tdC becomes 1.09 µs. For 10%, 20%, 30%, 40% and 50%, variations all parameters, tdC turn 
out to be 1.14 µs, 1.24 µs, 1.35 µs, 1.45 µs and 1.55 µs, respectively. From Fig. 12, it is clear that the duration for which the 
first valley voltage of Mp is almost constant is approximately 400 ns. Hence, the maximum allowable tolerance for all 
parameters Lmp, Llkp and ClumpP could be 30%. 
2) In calculation of tdD 
For Lms=30 mH, Llks=620 µH, and ClumpS=14 pF, the calculated time tdD using (40) is 1.03 µs. For 5%, 10%, 20%, 30%, 
40% and 50%, variations in each parameter, tdD become 1.08 µs, 1.13 µs, 1.23 µs, 1.34 µs, 1.44 µs and 1.54 µs, respectively. 
From Fig. 15, it is clear that the duration for which the first valley voltage of Ms is almost constant is approximately 450 ns. 
Therefore, the maximum allowable tolerance for all parameters Lms, Llks and ClumpS is 30%. 
 
 
Fig. 14 Fig. 18. Experimental results when Ms is driven with fixed frequency (Vout<600 V) during discharge 
process; CH1: VD2; CH2: Vin; CH3: Vcomp; CH4: VMp. 
V. VALLEY SWITCHING EXPERIMENTAL RESULTS 
A. Experimental results 
The experimental prototype of the HV bidirectional flyback converter is shown in Fig. 15 Fig. 19. Tables VIII and IX 
provide the converter and controller specifications, components used in the converter, and flyback transformer parameters, 
respectively. The experimental results in the converter, tested with a film capacitive load of 400 nF, to validate the proposed 
valley switching technique are shown in Figs. 16-19 Figs. 20-24. In Figs. 16 and 17 Figs. 20 and 21, successful valley-
switching operation at different output voltages during the charge process is shown. From Fig. 17 Fig. 21, it is clear that the 
converter operates with zero voltage switching (ZVS) turn-on, and the primary current is negative before the switch is turned-
on. In Fig. 18 Fig. 22, successful valley-switching operation during discharge process is shown. As explained in Section III, 
the first valley voltage in the drain to-source voltage of Ms is not very low, compared to the first valley voltage in HV diode 
voltage VD2 (due to the series combination of Db and Ms). The capacitive switching loss is directly proportional to the voltage 
across the HV MOSFET when it is turned-on. This could lead to the low energy efficiency during the discharge process.  
TABLE VIII 
SPECIFICATIONS OF THE DIGITAL CONTROLLER 
Parameter Value 
On time of low voltage MOSFET Mp during charge process tonC 9 µs 
On times of HV MOSFET Ms during discharge process tonD  [2 µs, 3 µs, 5 µs, 10 µs, 20 µs, 150 µs, 200 µs] 
 
 
Fig. 15 Fig. 19. Experimental prototype of the HV bidirectional flyback converter with a 4.5 kV MOSFET on the HV side. 
TABLE IX 
COMPONENTS USED IN THE HV CONVERTER 
Component Value 
Gate driver EL7104 
Comparator 4.5 ns Rail-to-Rail, TLV3501A 
Film capacitive load 400 nF, 3 kV Polypropelene [WIMA] 
The bidirectional operation of the HV converter at 2.5 kV output voltage is shown in the Fig. 19 Fig. 23. As shown in 
Table V Table VIII, due to constant turn on-time tonC for Mp during charge process, the primary current IppkC is constant. The 
secondary current (load current) when the converter is driven at 2.42 kV is shown in Fig. 24. During the discharge process, 
employing variable turn on-time tonD for Ms makes the secondary current (hence the primary current) IspkC almost constant. This 
can be observed from Figs. 23 and 24. The set of on-times of Ms used in the digital controller when the converter was driven at 
2.42 kV, as shown in Fig. 24, are slightly different than the corresponding specifications provided in Table VIII. 
 
Fig. 16 Fig. 20. Experimental results when the converter is operated with valley switching during charge 
process; CH1: ip; CH2: Vin; CH3: VG1; CH4: VMp. 
 
Fig. 18 Fig. 22. Experimental results with valley switching operation during discharge 
process; CH1: is; CH2: VMs; CH3: VG2; CH4: VMp. 
 
Fig. 17 Fig. 21. Experimental results with valley switching operation during the charge process; 
CH1: ip; CH2: Vin; CH3: VG1; CH4: VMp. 
B. Loss modelling of HV bidirectional flyback converter 
In order to investigate the bidirectional flyback converter efficiency, it is necessary to calculate the losses associated with 
each circuit component in the converter. The loss model is a function of transformer parasitics. Different losses in the 
bidirectional flyback converter are calculated in MATLAB software. The charge and discharge energy loss distributions when 
4 kV MOSFET [38] and 4.5 kV MOSFET [39] are used in HV side are provided in Figs. 25 and 26, respectively. The energy 
loss at an output voltage of 2.5 kV is the loss occurred in a given component of the converter, for charging the capacitive load 
from 0 V to 2.5 kV. Similarly, the energy loss at an output voltage of 2.5 kV is the loss occurred in a given component of the 
converter, for discharging the capacitive load from 2.5 kV to 0 V. From Figs. 25(a) and 26(a), the major loss contributors 
during charge operation are the switching loss of the primary low-voltage MOSFET and the switching loss (snubber loss) due 
to the leakage inductance. As explained in the previous sections, the switching loss due to the self-capacitance during charge 
process is very low, due to the valley switching control. From Figs. 25(b) and 26(b), the major losses during discharge 
operation with 4 kV and 4.5 kV MOSFETs on HV side, occurs due to the conduction and switching loss of HV MOSFET, 
switching loss due to the leakage inductance, switching loss due to the self-capacitance, and the conduction loss of the body 
Drain voltage 
of Mp, VMp
Output voltage across 
capacitive load Vout
Load or secondary 
current iload
Input current iin
Charge process Discharge process
 
Fig. 24. Experimental waveforms showing the bidirectional operation at 2.42 kV output voltage. 
CH1: Vout; CH2: iload; CH3: iin; CH4: VMp.  
 
Fig. 19 Fig. 23. Experimental waveforms showing the bidirectional operation at 2.5 kV output 
voltage. CH1: iin; CH2: Vout; CH3: ip; CH4: VMp. 
diode of the primary MOSFET. By comparing the discharge loss distributions of 4 kV and 4.5 kV MOSFETs, the 4.5 kV 
MOSFET has higher conduction and switching losses. This significantly reduced the discharge energy efficiency.  
The junction capacitance of HV diode Db [40] is 0.7 pF, the measured output capacitance of the HV MOSFET from the 
measured from ringing frequencies fr1 and fr2 is 10-12 pF. The lumped capacitances from the measurements are ClumpP=9 nF 
and ClumpS=14 pF, respectively. The calculated and measured energy efficiencies during charge and discharge processes [7] 
[14] with 4 kV and 4.5 kV MOSFETs on the HV side are compared in Fig. 20 Figs. 27 and 28, respectively. The measured 
charge energy efficiency for both 4 kV and 4.5 kV MOSFETs is above 90%, for the output voltage range 750 V<Vout<2.2 kV, 
with a maximum efficiency of 92%. The charge energy efficiency for the output voltage range 2.2 kV<Vout<2.5 kV is between 
88-90%. As explained earlier, the discharge energy efficiency for 4 kV MOSFET is lower than the charge energy efficiency 
due to the fact that valley voltage in drain-to-source voltage VMs of MOSFET Ms is not equal to valley voltage in VD2 during 
DCM.  
 
                                                                  a)                                                                                                             b) 
Fig. 25. Energy loss distribution during a) charge process, b) discharge process for a single charge and discharge switching cycle when  
4 kV MOSFET is used on HV side. 
 
                                                                  a)                                                                                                             b) 
Fig. 26. Energy loss distribution during a) charge process, b) discharge process for a single charge and discharge switching cycle when  
4.5 kV MOSFET is used on HV side. 
C. Discussion 
The charge energy efficiency C  at a given output voltage was calculated using the following expression  
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where  TotallossCE i  and NC are the total energy loss during the charge process in ith switching cycle and the number of 
switching cycles required to charge the capacitor load from 0 V to a voltage VoutC. 
The discharge energy efficiency D  at a given output voltage was calculated using the following expression  
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Fig. 20 Fig. 27. Energy efficiency comparisons of flyback converter at different output voltages when a 4 kV 
MOSFET is used on secondary HV side. 
 
Fig. 20 Fig. 28. Energy efficiency comparisons of flyback converter at different output voltages when a 4.5 kV 
MOSFET is used on secondary HV side. 
where  TotallossDE j  and ND are the total energy loss during the discharge operation in jth switching cycle and the number of 
switching cycles required to discharge the capacitor load from a voltage VoutD to 0 V. 
With the valley switching control during both charge and discharge operations, the bidirectional flyback converter should 
achieve very high energy efficiency. Nevertheless, the practical efficiency measurements and the loss modelling results 
confirmed that the charge efficiency at 2.5 kV output voltage was high (89%), but the discharge efficiency was low, mainly 
due to the capacitive switching losses. The capacitive switching loss (see Table VI and Eq. (38)) during discharge operation is 
directly proportional to the equivalent capacitance, leakage inductance and switching frequency. The equivalent capacitance is 
the sum of drain-to-source capacitance of HV MOSFET and the self-capacitance of the transformer. Since, the MOSFET 
capacitance cannot be eliminated, the only way to reduce the capacitive switching loss is by reducing both the leakage 
inductance and self-capacitance of the transformer. In [16], several transformer winding architectures (TWAs) are proposed 
especially for HV capacitor charge and discharge application. The TWA can be selected depending on the application where 
the actuator is used. With valley switching control, the switching frequency will have some variation, however, this is not the 
major reason for the energy loss in the converter. The proposed valley control with variable switching frequency control during 
both charge and discharge modes, reduces the charge and discharge times of the capacitive actuator, which improves the speed 
of the incremental actuator. It has been identified that the HV blocking diode in series with HV MOSFET prevents the efficient 
valley switching operation. The capacitive switching loss has been increased due to an increase in the drain-to-source voltage 
of the HV MOSFET, which is a function of the leakage inductance of the transformer. The 4.5 kV MOSFET has very low 
(75%) discharge efficiency at 2.5 kV output voltage due to its very high conduction loss, which has an on-resistance of 750 Ω. 
A setup to demonstrate the incremental motion using the DEAP based incremental actuator is shown in Fig. 29. Three DEAP 
actuators are connected through mechanical connections. Each actuator needs to be driven by a HV bidirectional dc-dc 
converter to achieve the incremental motion. 
 
Fig. 29.  Setup of the DEAP incremental actuator. 
VI. CONCLUSIONS 
A digital control technique to achieve the valley switching operation in a bidirectional flyback converter used to drive a 
dielectric electro-active polymer (DEAP) based capacitive actuator is presented. The power stage design of a high voltage 
bidirectional flyback converter for driving a capacitive actuator is described. The design of high-voltage transformer is 
provided. Detailed mathematical analysis when both the primary low-voltage and secondary high-voltage MOSFETs switch at 
the valley of drain voltage ringing are provided. The capacitive switching loss of the converter in different modes (CCM, 
DCM, BCM/valley mode) are discussed, for both charge and discharge operations, and an example is provided to compare all 
three modes. 
The proposed valley switching technique has been implemented on a high-voltage bidirectional flyback converter, using a 
16-bit microcontroller. The experiments are conducted on a 3 kV film capacitor load instead of a capacitive actuator. 
Experimental results demonstrating the valley switching operation during both the charge and discharge operations are 
provided. Using the proposed simple valley switching technique, the flyback converter was able to charge and discharge the 
capacitor load in minimum time. Hence, using the proposed control scheme incremental actuator could be driven with the 
maximum speed, for a given converter design. The energy loss distribution of the converter is provided during both charge and 
discharge modes. To charge the capacitive load to 2.5 kV and discharge it from 2.5 kV output voltage, using a 4 kV MOSFET, 
the flyback converter has achieved a charge and discharge energy efficiencies of 89% and 84%, respectively. Similarly, energy 
efficiencies to charge the capacitive load to 2.5 kV and discharge it from 2.5 kV output voltage, using a 4.5 kV MOSFET are 
89% and 75%, respectively.  
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